

Figure 2: Drain current vs. drain voltage graph for different gate voltages.




Figure 3: Drain current vs. gate voltage graph for different drain voltages.




Figure 4: Capacitance-voltage characteristics obtained with an AC signal of 500 mV at 45 MHz.

4-20 kΩ were measured, resulting in resistivities between 4.5-23 mΩ-cm. Two point probe resistance measurements were also carried out to determine the contact resistances of the devices. Measuring resistance values between contacts of different spacings, and extrapolating down to a spacing of 0.0 nm, yielded contact resistances in the 1 kΩ range, indicating good ohmic contacts.

For the transistor measurements, sweeps of both source-drain and gate voltages were conducted to obtain characteristic curves (Figure 2) and the transfer characteristics of the nanowire FETs (Figure 3). The measured device had a gate length of 160 nm and source-drain distance of 2.25 μm. From the transfer characteristics graph, we found the transconductance of the device, calculated as  $g_m = dI_d/dV_g$ , to be 1.14 μS at a source-drain bias of 25 mV.

Capacitance measurements were carried out with an Agilent 4294A Precision Impedance Analyzer using RF probe tips

at a frequency of 45 MHz with a 500 mV signal [1]. From Figure 4, it can be seen that the measured capacitance with no applied bias is 620 aF. The field effect mobility is calculated as [2]

$$\mu_{FE} = \frac{g_m L_G^2}{C V_{DS}}$$

where  $L_G$  is the gate length,  $C$  is the gate capacitance and  $V_{DS}$  is the applied source-drain voltage. Using the data from the transistor measurements, this yields a field effect mobility of 188 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>. We were unable to obtain a full CV curve because as can be seen in the figure, the device breaks down at around 10 V bias.

The theoretical gate capacitance of the wires is calculated as [2]

$$C = \frac{2\pi\epsilon L_G}{\ln[(t_{ox} + r + \sqrt{(t_{ox} + r)^2 - r^2})/r]}$$

where  $t_{ox}$  is the oxide thickness and  $r$  is the nanowire radius. This leads to a theoretical capacitance of 131 aF, which is much lower than the capacitance measured. This large difference can be partly attributed to a fabrication error for the shorted calibration devices which required manually fabricating a short with a bonded wire, decreasing the accuracy of the measurement.

**Future Work:**

Through this project, we have successfully fabricated nanowire FETs using MBE grown InAs nanowires and shown the possibility of obtaining the capacitances of individual nanowires. However, more work must be done to ensure that the measurements are more accurate and future work will include fabricating devices with working short calibrations and possibly doing capacitance measurements in a low temperature environment.

**Acknowledgements:**

Special thanks goes to the NNIN iREU Program and the NSF for the funding that made this experience possible along with the Forschungszentrum Jülich for hosting me. Also, I would like to thank my principal investigator, Dr. Mihail Ion Lepsa, for his guidance and the staff at the Peter Grünberg Institute for assisting me with my project.

**References:**

[1] "The Parametric Measurement Handbook"; Agilent Tech. (2010).  
 [2] Dayeh, S., et al.; "High Electron Mobility InAs Nanowire Field-Effect Transistors"; Small, 3, 326-332 (2007).