

PtSe₂ RF MOSFETs and CMOS Integration

CNF Project Number: 2509-16

Principal Investigator(s): James C.M. Hwang

User(s): Kuanchen Xiong, Lei Li

Affiliation(s): Materials Science and Engineering, Electrical and Computer Engineering; Cornell University

Primary Source(s) of Research Funding: U.S. Office of Naval Research Grant N00014-14-1-0653, Air Force Office of Scientific Research, National Science Foundation EFRI 2-DARE Grant No. 1433459-EFMA, NSF Cooperative Agreement DMR-1539916

Contact: jch263@cornell.edu, kux214@lehigh.edu, LL886@cornell.edu

Primary CNF Tools Used: ABM contact aligner, Autostep i-line stepper, Oxford PlasmaLab 80+ plasma reactor, SC4500 odd-hour evaporator, Oxford atomic layer deposition (ALD)

Abstract:

Few-layer platinum diselenide (PtSe₂) is attractive because it has a sizable bandgap, high carrier mobility, air stability, and can be synthesized below 450°C by thermal conversion or molecular beam epitaxy (MBE). In addition, bulk PtSe₂ is a semimetal, which can facilitate low-resistance contacts—a challenge for all 2-D devices to date. Taking advantage of these unique properties, we reported CMOS-compatible ultralow-contact-resistance PtSe₂ MOSFETs [2]. However, these devices suffer from poor gate modulation due to the relatively thick PtSe₂.

To improve gate modulation, we fabricated MOSFETs on trilayer PtSe₂ grown by MBE. The MOSFETs are *n*-type with a current on/off ratio of 43 and 1600 at 290 and 80 K, respectively. These results are among the best of transistors based on synthesized PtSe₂. Despite the thin PtSe₂ layer, doping by contact bias lowers the contact resistance significantly and boosts the current capacity and the on/off current ratio. Temperature-dependent current-voltage characteristics imply a bandgap of approximately 0.2 eV for trilayer PtSe₂, which confirms that the semiconductor-semimetal transition of PtSe₂ is not as abrupt as originally predicted.

Summary of Research:

Fabrication. The fabrication process is similar to [2] except for the PtSe₂ synthesis methods. The detailed structure of a single device is shown in Figure 1(a). After the deposition of Al₂O₃ as the gate dielectric, the chip was cleaned by acetone, isopropyl alcohol, and deionized water, before drying with N₂.

After it was loaded into a DCA Instruments R450 MBE reactor, it was outgassed for 30 min at 130°C. Growth commenced at 200°C under a Pt flux of $9.2 \times 10^{12}/\text{cm}^2\cdot\text{s}$ and an Se flux of $1.6 \times 10^{14}/\text{cm}^2\cdot\text{s}$. The Pt and Se fluxes are generated by an electron gun and a Knudsen cell, respectively. After growing for 339 s under both Pt and Se fluxes, the PtSe₂ was annealed at 400°C for 30 min under the Se flux alone to enhance its crystal quality.

The resulting PtSe₂ is approximately three monolayers (2-nm thick) and (001)-oriented with a high degree of in-plane rotational twin formation.




Figure 1: (a) Optical micrograph of individually probable RF MOSFET with source contact biased through a spiral inductor. (b) Cross section schematic. (c) Top-view micrograph of a finished PtSe₂ MOSFET.

The trilayer PtSe₂ was patterned by photolithography and etched outside the active region by an Oxford PlasmaLab 80+ plasma reactor for 5 s. The flow rates of CF₄ and O₂ were 100 and 20 sccm, respectively. The RF power was 200 W. After PtSe₂ etch, the photoresist was stripped by acetone for 30 min. Ni and Al contact layers 50- and 150-nm-thick, respectively, were evaporated by an electron gun.

Figures 1(b) and 1(c) show the cross-section schematic and the top-view micrograph, respectively, of a finished PtSe₂ MOSFET.

DC Performance. Figure 2(a) shows the total resistance R_T measured on transfer-length-method (TLM) test structures of different channel lengths. The extraction yields a sheet resistance $R_{SH} = 1 \times 10^8 \Omega/5g$ and a contact resistance $R_C = 2 \times 10^8 \Omega \cdot \mu m$. Figure 2(b) shows the transfer characteristics of a PtSe₂ MOSFET with the drain-source voltage $V_{DS} = 3$ V and different source contact biases V_{BS} , which helps further reduce the contact resistance as has been demonstrated in [3]. It shows the MOSFET exhibits *n*-type conduction with an on/off ratio of 22. With V_{BS} increasing from 0 to 7.5 V, the on current of the drain I_D^{ON} increases from 60 to 130 nA, while its off current I_D^{OFF} remains the same at 3 nA. Thus, the on/off ratio increases from 22 to 43 mainly due to an increased I_D^{ON} . The results are comparable to PtSe₂ grown by chemical vapor deposition.

Thermal Dependence and Bandgap. Figure 3(a) shows the temperature-dependent transfer characteristics of a PtSe₂ MOSFET with $V_{DS} = 3$ V and $V_{BS} = 7.5$ V. With the ambient temperature decreasing from 290 K to 80 K, the on/off ratio increases from 43 to 1600. This is because I_D^{OFF} decreases much faster than I_D^{ON} , suggesting that they are governed by different activation energies. This difference is confirmed by the Arrhenius plots Figure 3 (b) of the total channel conductance between 80 K and 290 K with $V_{DS} = 3$ V, $V_{BS} = 7.5$, and $V_{GS} = -5, 0, \text{ or } 7$ V.

The activation energy E_A decreases from 0.18 eV at $V_{GS} = -5$ V to 0.11 eV at $V_{GS} = 7$ V. Therefore, the off-state E_A of 0.18 eV should be more indicative of the bandgap of trilayer PtSe₂ instead of the on-state E_A .

Future Directions:

First, better MOSFET performance can be expected by growing even thinner PtSe₂ uniformly and by thickening




Figure 2: (a) TLM results. (b) Transfer characteristics of a PtSe₂ MOSFET under different source contact biases.




Figure 3: (a) Transfer characteristics of a PtSe₂ MOSFET at different temperatures. (b) Channel conductance of a PtSe₂ MOSFET between 80 and 290 K.

the PtSe₂ in the contact regions. Second, it is challenging to grow monolayer or bilayer PtSe₂ using either MBE or CVD methods. An alternative approach is to use a shadow mask to create the recessed PtSe₂ profile.

References:

- [1] K. Xiong, et al., "Large-scale fabrication of submicron-gate-length MOSFETs with a trilayer PtSe₂ channel grown by molecular beam epitaxy," IEEE Trans. Electron Devices, vol. 67, no. 3, pp. 1-6, March 2020.
- [2] L. Li, et al., "Wafer-scale fabrication of recessed-channel PtSe₂ MOSFETs with low contact resistance and improve gate control," IEEE Trans. Electron Devices, V65, #10, pp. 4102-08, Oct. 2018.
- [3] C. Li, et al., "Black phosphorus high-frequency transistors with local contact bias," ACS Nano, V12, #2, pp. 2118-2125, Jan. 2020.