Process Integration
by
Michael Skvarla

Presented by the CNF Technical Staff
for the education of CNF Users, Potential Users, and Industrial Sponsors

Process Integration

- A consideration of the sum of ALL processing steps to arrive at the proper parameters for each in order to make a functional (and reliable) device/circuit/system
  - Thermal budgets (stress, diffusion, …), thermal history
  - Materials interactions and compatibility
  - Selectivity, chemical sensitivity, etch rates
  - Process latitude (reproducibility)
  - Registration (level-to-level)
  - “mystery phenomena” (hand waving and buzz words)
- Steps in a fabrication process are INTERRELATED and can often involve severe conditions
- The final result is due to the combined effects of ALL of the individual steps
Process Integration

- Fabrication is the orderly processing of layers of functionality (doping, contacts, insulation, patterns, ...) in the optimum sequence to produce a “system, circuit, device.”

- Commercial electronic chip: 30+ masks

- Research:
  - 1-3 layers for the simplest (micro-fluidics)
  - Up to 50 for some complex devices (3D integration)

---

Process Integration - BiCMOS

![Diagram of BiCMOS process integration](image)
A prominent example is the attempt to use a metal for an ion implantation mask (Ions change the electrical properties)

If the film deposits as columnar grains (NOT continuous film), the ions can pass between the grains and modify the sample

Expect this but get this
**Process Integration - Approach**

- Understand the process
- Characterize the process (individual steps)
  
  ****** this can involve extensive experimentation
- Consider the sequence of the steps
- Consider the effects of subsequent processing operations when deciding the parameters for the present step
- Consider engineering tradeoffs for the optimum result
- Be willing to Compromise
- Be willing to modify the process flow (or even redesign it !!)
- Be Creative !

---

**NanoCourses 2004, Section 3**

**Practical Thin Film Technology**

The Flatland of Thin Films
Puttin’ ‘em on and Takin’ ‘em off

Properties of Thin Films
by
Michael Skvarla

Presented by the
**CNF Technical Staff**
for the education of CNF Users,
Potential Users, and Industrial Sponsors

---

Integration & Properties, page 4
Thin Films: Outline

- Introduction
- Terms and Definitions
- Film Attributes
- Growth Mechanism and Kinetics
- Growth Techniques
- A Few Examples

1. Introduction

Things to Think About
**Why Thin Films?**

*Thin films play a role in virtually every micro- and nanostructure!*

- **Conductors**: (Metals, metal compounds)
  - Connecting things (transistors) much harder ($) than making them
  - Typically used for contacts, interconnects, structures
  - Semiconductor devices, MEMS devices, piezoelectric devices

- **Insulators**: (Electrical isolation, . . .)
  - Dielectrics for MOS structures, capacitors (SiO₂, etc.)
  - Mask applications

- **Semiconductors**: (transistors, diodes, resistors, capacitors)
  - Epitaxial layers (MBE, OMCDV)
  - Amorphous and polycrystalline layers
    - Solar cells, thin film transistors, electrical contacts

---

**“Thin” ??**

- Atomic separation in a solid = 0.3 nanometer (10⁻⁹ m) (few Å)

- --------

**THIN FILMS** -- nanometers (monolayers) to microns
  - High Surface/Volume ratio
  - Thin film properties (different from the bulk)

- --------

- Hundreds of atomic layers = micrometers (10⁻⁶ m)
  - Approaching “bulk” properties
**Possible Substrates**

- **Silicon Wafer** -- Most Common -- an incredible material !!
  - "Pure" silicon -- contamination levels in the ppb, ppm range
  - "Perfect" crystal lattice (No defects, irregularities, ...)
  - "Flat" to within micrometers, or nanometers
  - Grown in long cylinders and sliced (like cheese) Czochralski

- **Other Semiconductors** (III-IV, II-VI, etc.)
  - Gallium Arsenide, Indium Phosphide, GaAlAs, GaAlAsP,

- **Others** (many): Metals, glass, epoxy, ceramics, ....
  - Crystalline or Amorphous

---

**Growth versus Deposition**

- **Growth**
  - Surrounding Atoms + Surface Atoms ==> FILM
  - Consumes the substrate
    - Oxygen + Silicon Wafer produces Silicon Oxide

- **Deposition**
  - Surrounding atoms form a product ... either:
    - 1 in the ambient and deposited onto the surface, or
    - 2 formed directly on the surface (can be "selective" dep)

- Most films grow with their characteristic configuration
- Epitaxy: Film crystal structure "ordered upon" the substrate
**Thin Film (Material) Functions**

- Imaging
- Masking
- Structural
- Optical
- Electrical
- Biological
- Chemical
- Magnetic

**Integrated Process Flow**

- CAD design

- Lithography (photo ----> ebeam)

- Pattern Transfer
  - Addition (deposition, growth, etc) <--
  - Subtraction (etching, etc)
  - Modification (ion implantation)

- Analysis
- Go back to CAD - - (Next level of . . 1 . . 3 . . 6 . . 30 . . . .)
2. **Attributes**

- Crystal Structure (Atomic planes)
  - Intermixing encouraged (Silicides, ...)
  - Mixing Discouraged (Diffusion barriers, ...)
- Grain size
- Composition, defects, inclusions
- Mechanical, optical, electrical, chemical properties
- Adhesion
- Stress
**Thin Film Thickness!**

- Once a thin film is above a critical thickness, it behaves essentially as a bulk material.

- Depending on the property, however, this critical thickness ranges from 100 Angstroms (e.g. electronic bandstructure) to several microns (e.g. internal stress).

---

**Thin Film Attributes**

- **Thermodynamics:**
  - Free energy, phase diagrams
  - Phase transformations

- **Diffusion and Atomic Motion:**
  - Kinetics of phase transformations
  - High diffusivity paths
## Design Considerations

**Microstructure:** Materials are made up of atoms. Many structures may be possible, but you don’t always get the one you want! Variables include crystal structure, grain structure, defects, precipitates, voids, compositional variations.

**Electrical:** Microstructure variations can significantly affect resistivity, mobility, dielectric function.

**Atomic Mobility:** Diffusivity may be very different from the bulk due to the presence of grain boundaries, voids, etc.

**Mechanical:** Thin films more likely to be stressed than not. Affects adhesion, general mechanical properties.

**Phase Formation:** \( \Delta G, \Delta H, \Delta S, kT \) may cause formation of unusual phases.

## Adhesion

- Different interfacial layers formed between film and substrate:
  - (1) Abrupt interface
  - (2) Compound interface
  - (3) Diffusion interface
  - (4) Mechanical anchoring at interface
Stress

- Stress results from forcing atoms to take positions other than their equilibrium positions
- Atomic bonds are broken (or just bent), resulting in intrinsic stress
- Thermal stresses result from unequal expansion/contraction as the temperature changes
- Sample BOW
**Stress**

- **INTRINSIC** - Bonds broken or bent
  - Lattice mismatch, contamination
  - Grain growth & phase transformations $\Rightarrow$ Volume changes

- **THERMAL** - Different coefficients of thermal expansion . . .
  - Temperature changes lead to volume changes $\Rightarrow$ Stress

---

**Tension**

Or

**Compression**

Results in Wafer BOW
**Crystal Structure**

- Single Crystal - - - Long range order (many µm)
  - Every atom finds its place (Atomic planes / Terraces)

- Poly-Crystalline - - - Medium range order (10-100 nm)
  - Grains can be LARGE

- Amorphous - - - Short range order (a few nm) - -
  - NO long range order

---

**3. Growth Mechanism and Kinetics**

Vapor-Phase Deposition (Vacuum) <--------

---

Integration & Properties, page 14
Film Production (Vapor phase)

- Source vaporized & transported to the surface
- Particles stick and coalesce into islands
- Islands coalesce into continuous covering
  - Uniform or granulated
- Continuing the process ===> Bulk Materials

Growth Kinetics

- Atoms
  - Energy > RT
- Molecules
  - Reactants
- Contamination
- Surface Mobility
- Reaction
- Sticking Coefficient
- Substrate Temperature
**Thin Film Morphology**

- Columnar
- Note shadowing causes surface roughness.
- Islands
- Note pinhole
- Many nucleation sites. Amorphous or microcryst.

**Thermodynamics, Kinetics, Nucleation**

- Substrate temperature or ion bombardment can dramatically alter the microstructure of the deposited layer
  - Thermodynamics, kinetics, nucleation
- All are involved in what happens, but they also give you a wide range of possibilities

Phase and crystallographic-order transitions in germanium
Structure and Microhardness of TiC


Structural Zones in Condensates

Grain Boundaries

- Film properties are STRONGLY influenced by the characteristics of the grain boundaries
- Diffusion along GB
- Failure Mechanisms (crack initiation, etc)
- Fatigue and Wear

Micro-Structure

Grain

Bamboo Structure
**Drain Boundary Diffusion**

At small dimensions, diffusion along high diffusivity paths, such as grain boundaries, can be significant.

- Diffusion distance \( \approx \sqrt{D_b l} \)
- ...where \( D_b \) is the grain boundary diffusion coefficient

Consider Al at 400°C, (\( T/T_m = 0.6 \)), \( D_b = 10^{-10} \text{ cm}^2/\text{s} \)

\( \sqrt{D_b l} \) m, >> submicron dimensions !!!

- Note -- Bulk diffusion of a few nanometers typical

**Diffusion Distance**

Integration & Properties, page 19
Surface Energy

- The energy cost to create a surface
  - Binding energy
  - Interatomic potential energy

- Natural systems tend to minimize total energy
  - Volume energy decreases as a crystal (grain) grows
  - Surface energy increases as a crystal (grain) grows

- Liquids ball up to reduce surface energy
- Crystals facet to expose low energy surfaces

Bonding

- van der Waals - dipole interaction
  - Weak $\rightarrow$ 0.1 eV/atom pair
  - Bonding between planes. e.g. graphitic carbon, mica

- Metallic - electrons delocalize (nondirectionally)
  - Strong $\rightarrow$ 1-10 eV/atom pair
  - Leads to ductility, high electrical, thermal cond.

- Ionic - charge transfer (nondirectional)
  - Strong $\rightarrow$ 1-10 eV/atom pair
  - NaCl, ZnS
  - High temperature conductors

- Covalent - Hybridized bonding (directional)
  - Strong $\rightarrow$ 1-10 eV/atom pair
  - Si, Ge, other semiconductors
**Surface Energy**

- Often thin films are more sensitive to surface effects
- Wetting:
  - Wets - Oil on metal
  - Water on dirty Si
  - Doesn’t wet - Mercury on floor
  - Water on clean Si
- Faceting - angular dependence of surface energy
  - Specific growth planes during growth
  - Specific etching systems (e.g. KOH)
- Physisorption and Chemisorption
  - Physisorption - atoms stick to surface without a chemical reaction
  - (van der Waals)
  - Chemisorption - additional chemical forces
**Chemical Reactivity**

- Can overcome surface energy tendencies
  - Gold will ball up on Silicon Oxide
  - Titanium will react ==> good adhesion layer

- Other opportunities to overcome surface energy issues:
  - Surface bombardment
  - Reactive deposition
  - Heating

**Wetting Growth versus Grain Growth**

Wetting Growth vs Grain Growth

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Wetting Growth</th>
<th>Grain Growth</th>
</tr>
</thead>
<tbody>
<tr>
<td>Impingement Rate</td>
<td>High</td>
<td>Low</td>
</tr>
<tr>
<td>Nucleation Density</td>
<td>High</td>
<td>Low</td>
</tr>
<tr>
<td>Surface Energy Ratios</td>
<td>Low</td>
<td>High</td>
</tr>
<tr>
<td>Chemical Reactivity</td>
<td>High</td>
<td>Low</td>
</tr>
<tr>
<td>Surface Mobility</td>
<td>Low</td>
<td>Low</td>
</tr>
<tr>
<td>Temperature</td>
<td>Low</td>
<td>Low</td>
</tr>
</tbody>
</table>
**Electrical Properties**

- As dimensions are reduced, resistance of the interconnects increases due to the reduction in cross-sectional area
- \[ R = \frac{\rho L}{A} = \frac{\rho L}{Wt} \]
- However for thin narrow lines, the line dimensions start to become on the order of the electron mean free path and the resistance increases
- For narrow, thin lines the ratio of the conductivity to that of the bulk conductivity is:
  - \[ \frac{\sigma}{\sigma_b} \propto t \] (where \( t \) is the thickness)
- For \( W = t \) (square line)
  - \[ R = \frac{\rho L}{Wt} = \frac{L}{\sigma t} = L/\sigma_b t^3 \]
- OOOPS ! (Large \( L \), Small \( t \), \( \Rightarrow \) R Immense !!)

**Electromigration**

- The Kinetic Energy of moving electrons is sufficient to stimulate migration of the atoms in a conducting line
- Leads to electrical shorts and open circuits, device failures

Electron current \( \Rightarrow \) Voids

Hillocks
**Microstructure Effects on Electromigration**

- Poor electromigration resistance
- Bamboo structure = good electromigration resistance

**Properties**

**Mechanical Properties:**
- Deposited films often have high stresses in them
  - Wafers bend !
- In as-deposited sputtered Mo films, ~ 1GPa stresses
  - Yield strength of Mo is 0.84 GPa!!
- Thermal mismatch can cause stresses
- A film of Al is deposited on a RT Si substrate
- Upon heating to 450°C, the stress in this film is ~ 1GPa
  - Again, much greater than the yield stress
- Cracking, void growth

**Microstructure Properties:**
- Deposition of many materials, e.g. Mo and Ge, results in a columnar grain structure that readily absorbs water and oxygen after deposition
- Does not matter how good the vacuum was during deposition
Consequences of Surface Effects

- Islanding
- Pinholes
- Surface Roughness
- Texturing
- Faceting

4. Examples
**Growth/Deposition Techniques**

- Spin-On Liquid Suspension Conformal
- PVD Physical Vapor Dep (Evaporat’n) Line of Sight
- PVD Sputtering Conformal
- CVD Chemical Vapor Deposition Conformal
  - PE- Plasma Enhanced-
  - LP- Low Pressure
  - MO- Metal-Organic-
- Epitaxy Crystalline
  - MBE Molecular Beam Epitaxy
  - OMVPE Organo-Metallic Vapor Phase Epitaxy-
- Electroplating Selective

---

**a-Si:H Film Growth**

- The deposition system in this case is designed for plasma-enhanced chemical vapor deposition in the remote He rf plasma configuration.
- In this configuration, the SiH₄ is injected into the chamber downstream from a He plasma tube; the substrate is mounted on a heatable platform located downstream from the SiH₄ injector.
- The windows on the chamber are oriented for a 70° angle of incidence at the sample surface.
**PECVD a-Si:H Deposition**


- Results for one- and two-layer models are included (see inset)

- Microstructural parameters obtained in the fits using the one-layer model for \( t < 12 \) s and using the two-layer model for \( t \geq 12 \) s are shown on page 14
There are MANY criteria for successful thin film processing

- Many parameters, techniques, materials
- Choices are made based on the desired film properties
Practical Thin Film Technology

The Flatland of Thin Films
Puttin’ ‘em on and Takin’ ‘em off

Evaporation for the Production of Thin Films
by
Michael Skvarla

Presented by the
CNF Technical Staff
for the education of CNF Users,
Potential Users, and Industrial Sponsors

Growth/Deposition Techniques

- Spin-On Liquid Suspension Conformal
- PVD Physical Vapor Deposition Line of Sight Evaporation
- PVD Sputtering (Scattering) Conformal
- CVD Chemical Vapor Deposition Conformal
  - PE- Plasma Enhanced-
  - LP- Low Pressure
  - MO- Metal-Organic-
- Epitaxy Crystalline
  - MBE Molecular Beam Epitaxy
  - OMVPE Organo-Metallic Vapor Phase Epitaxy-
- Electroplating
Physical Vapor Deposition Techniques

- Physical Vapor Deposition
  - Thermal and electron beam evaporation
  - Sputtering
  - Reactive evaporation / Sputtering
  - Co-Evaporation / Sputtering (alloys, compounds)

Requirements for Evaporation

- Vacuum
- Source material
  - Reasonable vapor pressure at a reasonable temperature
- Energy input to vaporize material
- Transport to the sample
- Sample holder (variable temp?)
- Preferably a shutter
- Preferably a thickness/rate monitor
- Condense, migrate, react ===> Layer growth
- Post-deposition processing (anneal, etc.)
**Vacuum System Schematic**

Schematic view of a high-vacuum chamber with substrates mounted in a planetary substrate support above the source.

**How Good Should the Vacuum Be?**

- At $10^{-6}$ Torr, you’ll deposit roughly one monolayer per second of crud (e.g. water vapor)

- May or may not be critical for your application
**Deposition Rate**

- A reasonable deposition rate requires that the vapor pressure of the material during evaporation should be above 10 mT.

- Deposition rate at the sample depends on the geometry:
  - Usually a few to many nanometers per second (Å/s).

---

**Vapor Pressure Curves**

Equilibrium vapor pressures of several elements and inorganic compounds of interest in electronics related applications.
Evaporation Sources

![Evaporation Sources Diagram]

Integration & Properties, page 33
Electron Beam Evaporation

- Usually “better” than thermal evaporation
- Less contamination from the source holder
  - Only the desired material is heated
- More suitable for higher melting point materials (T~3000°C)
- Typically better vacuum
- Usually higher deposition rates
- Better control of deposition rates
- More expensive equipment
- Maybe slower turnaround
Schematic of an E-Beam Gun

Thickness Uniformity

Deposition Rate is a function of Sample Position
Alloy Evaporation

- If you want to evaporate an alloy from a single source, the two elements had better have similar vapor pressures
  - (Say no more than 2 orders of magnitude difference at the desired evaporation temperature)
- But don’t expect an extremely uniform composition
  - (E.g. possibly zone refining effects)
- Co-evaporation or sputtering is generally preferable for alloys
- For some oxides, you might consider reactive evaporation, but it is rarely used
- Difficult to control?

Thickness and Deposition Rate Control

- Straightforward to measure thickness after film is deposited
- There are several thickness profilers (Alpha Step) throughout CNF
- It’s a good idea to place an additional substrate (glass slide?) suitably masked to give an independent thickness measurement
- As we discussed in the Thin Film section, deposition rate can have a significant effect on many film properties
- You can crudely determine rate with a timer after the fact
- Much better to use a film thickness monitor
Thickenss and Deposition Rate Control

- Must be calibrated for each material and geometry
- Typically good for about 20µm of Al or 3µm of Au

Lift-Off

will lift-off

won't lift-off

high aspect ratio patterns

shadowing by the wall for angles > theta

for height of 100nm and a width of 10nm:

θ = tan⁻¹(0.05) = 3°
Lift-Off

- A valuable research procedure
- Ethan Swint (1999)

Top Metal \( \rightarrow \)

Resist Profile \( \rightarrow \)

Substrate Metal \( \rightarrow \)

Summary

- Evaporation is a line-of-sight deposition

- Appropriate to electron beam or photolithography

- A valuable research procedure that can produce films with superior properties with device dimensions from a few nanometers to many millimeters
Practical Thin Film Technology
The Flatland of Thin Films
Puttin’ ‘em on and Takin’ ‘em off

Evaporation for the Production of Thin Films
by
Michael Skvarla

Presented by the
Cornell Technical Staff
for the education of CNF Users,
Potential Users, and Industrial Sponsors

Growth/Deposition Techniques

- Spin-On Liquid Suspension Conformal
- PVD Physical Vapor Deposition Line of Sight Evaporation
- PVD Sputtering (Scattering) Conformal
- CVD Chemical Vapor Deposition Conformal
  - PE- Plasma Enhanced-
  - LP- Low Pressure
  - MO- Metal-Organic-
- Epitaxy Crystalline
  - MBE Molecular Beam Epitaxy
  - OMVPE Organo-Metallic Vapor Phase Epitaxy-
- Electroplating
Physical Vapor Deposition Techniques

- Physical Vapor Deposition
  - Thermal and electron beam evaporation
  - Sputtering
  - Reactive evaporation / Sputtering
  - Co-Evaporation / Sputtering (alloys, compounds)

Requirements for Evaporation

- Vacuum
- Source material
  - Reasonable vapor pressure at a reasonable temperature
- Energy input to vaporize material
- Transport to the sample
- Sample holder (variable temp?)
- Preferably a shutter
- Preferably a thickness/rate monitor
- Condense, migrate, react ===> Layer growth
- Post-deposition processing (anneal, etc.)
Schematic view of a high-vacuum chamber with substrates mounted in a planetary substrate support above the source

**How Good Should the Vacuum Be?**

- At 10 \(^{-6}\) Torr, you’ll deposit roughly one monolayer per second of crud (e.g. water vapor)

- May or may not be critical for your application
**Deposition Rate**

- A reasonable deposition rate requires that the vapor pressure of the material during evaporation should be above 10 mT.

- Deposition rate at the sample depends on the geometry.
  - Usually a few to many nanometers per second (Å/s).

**Vapor Pressure Curves**

Equilibrium vapor pressures of several elements and inorganic compounds of interest in electronics related applications.
**Electron Beam Evaporation**

- Usually “better” than thermal evaporation
- Less contamination from the source holder
  - Only the desired material is heated
- More suitable for higher melting point materials (T~3000°C)
- Typically better vacuum
- Usually higher deposition rates
- Better control of deposition rates
- More expensive equipment
- Maybe slower turnaround
Schematic of an E-Beam Gun

Deposition Rate is a function of Sample Position

Thickness Uniformity
Alloy Evaporation

- If you want to evaporate an alloy from a single source, the two elements had better have similar vapor pressures
  - (Say no more than 2 orders of magnitude difference at the desired evaporation temperature)
- But don’t expect an extremely uniform composition
  - (E.g. possibly zone refining effects)
- Co-evaporation or sputtering is generally preferable for alloys
- For some oxides, you might consider reactive evaporation, but it is rarely used
- Difficult to control?

Thickness and Deposition Rate Control

- Straightforward to measure thickness after film is deposited
- There are several thickness profilers (Alpha Step) throughout CNF
- It’s a good idea to place an additional substrate (glass slide?) suitably masked to give an independent thickness measurement
- As we discussed in the Thin Film section, deposition rate can have a significant effect on many film properties
- You can crudely determine rate with a timer after the fact
- Much better to use a film thickness monitor
**Thickness and Deposition Rate Control**

- Must be calibrated for each material and geometry
- Typically good for about 20µm of Al or 3µm of Au

**Lift-Off**

- will lift-off
- won’t lift-off

*high aspect ratio patterns*

shadowing by the wall for angles > theta

for height of 100nm and a width of 10nm:

\[ \theta = \tan^{-1}(0.05) \approx 3° \]
Lift-Off

- A valuable research procedure
- Ethan Swint (1999)

Top Metal -------->

Resist Profile -------->

Substrate Metal -------->

Summary

- Evaporation is a line-of-sight deposition

- Appropriate to electron beam or photolithography

- A valuable research procedure that can produce films with superior properties with device dimensions from a few nanometers to many millimeters
Practical Thin Film Technology
The Flatland of Thin Films
Puttin’ ‘em on and Takin’ ‘em off

Dry Etching for Pattern Transfer
by
Meredith Metzler

Presented by the
CMF Technical Staff
for the education of CNF Users,
Potential Users, and Industrial Sponsors

Outline
- Pattern Transfer
- Plasmas for Materials Processing
- Mechanisms Associated with Plasma Etching
- Plasma Etching Tools and Methods
- Etch Processes
- Artifacts and Effects
Pattern Transfer

Also known as Etching

- Transfer (etch) pattern defined by resist layer into substrate
- Unprotected areas removed
- "Resist" is typically photoresist but may be any other patterned layer

- Chemical processes
- Physical processes
- Wet or dry
**General “Subtractive” Processing**

- Coat with resist
- Expose
- Develop
- Etch into film or substrate
- Remove Resist
- Add new film ??

**Dry Etching Examples**

- Dry Etch, page 3
**Why Not Wet Etching?**

- Many viable wet etching processes
  - Acids, etc
- Dimensional control
- Commonly used for larger structures or exotic films
- Not all wet processes are non-directional and not all dry processes are directional, but dry processes generally give more control

---

**More Dry Etching Examples**

---

Dry Etch, page 4
Dry Pattern Transfer Terms

- Dry etching
  - Generic term covering everything using a gas in vacuum to etch, including ion beams
- Plasma etching
  - Generic term covering dry etching involving plasma excitation
    - Essentially most dry etching but not all
- Reactive ion etching
  - The specific type of plasma etching we most commonly use
    - More later

Plasmas for Materials Processing

What is a plasma, why do we use it, and how do we make it?
What Is a Plasma?

- A plasma is an ionized gas
  - Ions
  - Electrons
  - Molecular fragments
- Electrically neutral
- Generally electrically excited
  - Various types of EM excitation

- Weakly ionized plasma
  - Only a small fraction excited species
  - Small but important

CNF Processes Using Plasmas

- DC, RF, and LF Plasmas for Deposition
  - Sputtering
  - Plasma CVD
- DC, RF, and LF Plasmas for Etching
  - DC for Ion Milling and CAIBE
  - Reactive Ion Etching (RIE)
  - Magnetically Enhanced Ion Etching (MIE)
  - Electron Cyclotron Resonance Etching (ECR)
  - Inductively Coupled Plasma Etching (ICP)
**Role of the Plasma**

- Gas by itself is not very reactive
  - CF$_4$ + Si = zip
  - CF$_4$ plasma + Si = etching
- Create ions
- Create electrons
- Create excited species and radicals
- Plasma provides energy to get over the activation barrier or lowers the activation barrier

**Weakly Ionized Plasmas: the Plasma Discharge**

- Electrically driven
- Charge particle collisions (e$^-$) with neutral gas molecules are important
- Surface losses at boundaries are important
- Ionization of neutrals sustains plasma in steady state
- Electrons are not in thermal equilibrium with ions
- Weakly ionized and excited
  - Generally <1% ions and radicals
- Energy is capacitively or inductively applied
**Plasma Body and Sheaths**

- The body is a perfect conductor
  - Equipotential
- All potential drop is across these sheaths (dark spaces) at each electrode
- Electrons can escape more rapidly at edges than ions
- A potential barrier develops to suppress electron escape
- Ions are accelerated by the sheath to the electrodes
- **Plasma body is more positive than either electrode !!!**

**Electrode Area and Sheath Voltages**

- Sheath voltages not necessarily the same on both electrodes
- Depends inversely on the 4th power of the electrode area
- Smaller electrode has highest bias and most voltage drop across the sheath
  - Highest energy ion bombardment
- In most RIE processes, sample is on the smaller electrode, getting significant high energy ion bombardment
  - This is typically also the cathode, the driven electrode
**What Do These Ions Do to the Material?**

- Samples on the electrodes (either electrode) get bombarded by ions
- **Inert Ions** bombard the surface supplying enough energy to break chemical bonds and/or dislodge atoms
- **Reactive Ions** bombard the surface and bond with atoms creating *volatile* species
  - Various mechanisms
- Etched atoms, ions, and molecules are then pumped out of the chamber
  - Ion stimulated chemistry
**DC Diode Plasmas**

- Introduction of a large DC bias across two plates of unspecified geometry with a low pressure gas between them (.001 - 1 Torr)
- Voltage is greater than the breakdown voltage causing an ionization cascade that leads to a plasma
- Generally used for deposition and inert milling of materials
- Requires conducting electrodes and samples

**RF Diode Plasmas**

- RF power is driven across two plates
- Electrons oscillate at the RF frequency causing ionization
- Electrodes not necessarily conductors
- Constraint: No time average current of the plasma
- But the electrons respond faster than ions
- ==> a DC offset (bias) results so that the positive and negative swing voltages are unequal but the positive and negative swing currents are equal
**RF Plasma Potentials**

- Concerned with three potentials
  - (ave) Plasma Potential ($V_p$)
  - RF input voltage ($V_{rf}$)
  - (ave) DC bias ($V_{dc}$)

- In RF diode Low Pressure RIE
  - Sample on Driven Electrode
  - Ave ion energy = $V_{dc}$
  - Instantaneous Ion energy at cathode = $V_{rf} - V_p$
  - Instantaneous ion energy at anode = $V_p$

---

**Mechanisms Associated With Plasma Etching**
Etching Mechanisms

- Range of mechanisms
  - Completely chemical (spontaneous)
  - Completely physical (ion bombardment)
  - Everything in between

- All important to various extents in different processes
  - Control by choice of configuration and process parameters

Directionality

- For the most part, ion bombardment is directional

- Ion stimulated chemical reactions result in directional etching!!
  - One of several mechanisms that promote directionality

- Isotropic and anisotropic are poor word choices
**Physical Etching**

- “Inert” Ions bombard the surface
  - Sputter threshold ~ 10 eV
- Ions dislodge atoms from surface
- Surface and sub-surface damage
- Momentum transfer--no chemistry
- Sputtered atoms generally re-deposited elsewhere
- A significant part of many etch processes

---

**Ion Bombardment Effects**

- Adverse effects of excessive physical sputtering
- Caused by
  - Re-deposition of material
  - Angular dependence
  - Sputter yield

---

Dry Etch, page 13
**Chemical Etching--Volatile Products**

- Removal is enhanced if you can do chemistry and make a volatile reaction product
  - i.e. a reaction product with a high vapor pressure so it will desorb and stay in gas phase
    - Desorb either naturally or under ion bombardment
    - e.g. F atoms reacting to make SiF₄, a gas

<table>
<thead>
<tr>
<th>Material</th>
<th>Volatile</th>
<th>Not Volatile</th>
</tr>
</thead>
<tbody>
<tr>
<td>GaAs</td>
<td>Not Volatile</td>
<td>Volatile</td>
</tr>
<tr>
<td>Aluminum</td>
<td>Not Volatile</td>
<td>Volatile</td>
</tr>
<tr>
<td>Copper</td>
<td>Not Volatile</td>
<td>Not Volatile</td>
</tr>
</tbody>
</table>

**Ion Stimulated Chemical Reactions**

- Gas adsorbs but does not fully react
- Ion bombardment supplies reaction energy

Alternatively:
- Gas reacts fully but doesn’t have enough energy to desorb
- Ion bombardment supplies desorption energy
**Plasma Passivation and Removal**

- Etch reaction may leave something behind
  - Often a carbon or fluorocarbon residue
- May arrest reaction

- Ion bombardment can remove this passivation on exposed surfaces
  - Exposed means exposed to ion bombardment
  - Sidewalls are generally NOT exposed

- A mechanism to prevent sidewall etching

**Ion Stimulated Removal of Passivation**

- Ion bombardment on bottom
  - Passivation removal
  - Etching

- Little ion bombardment on sidewalls
  - No passivation removal
  - Little lateral etching

- DIRECTIONALITY !!

---

Dry Etch, page 15
Plasma Etching Tools and Configurations

- Various tools have been devised to etch materials in plasmas
  - Different physical configurations
  - Different power sources
  - Different gases
**Ion Milling**

- Plain physical sputtering from an ion beam source
  - Kaufman Ion Source
  - Plasma based
- Typically
  - Ar⁺
  - 500 eV
  - Current 100 mAmp
  - Rate 300-1000 Å/min
- When you don’t have a reactive chemical process
  - Magnetic materials
  - Superconductors
  - Hard oxides

---

**Ion Milling at CNF**

- Homemade tool
- Wafers up to 3” inch
- Typical rates
  - C 44 Å/min
  - Al 730 Å/min
  - W 380 Å/min
  - Ti 380 Å/min
  - Si 380 Å/min
- Rates fairly uniform across materials
- A purely physical sputtering, momentum transfer technique
**Generic Plasma Reactor**

- Vacuum system
- Controlled pressure
  - Millitorr range
- Controlled flow of gas
- Power
  - RF, DC, µwave
- Coupling
  - Capacitive
  - Inductive
- Different configurations of geometry, pressure, power, etc., give you different effects, different techniques

**Matching Network (RF)**

- RF Power Supply impedance = 50 Ohms
- Plasma Impedance
  - Complex (non-resistive)
  - Not 50 Ohms
- Matching Network required to facilitate power coupling
  - Unmatched impedance = Large Reflected Power
- Variable LC network
  - Autotune to minimize reflected power
**Plasma Etching**

- Barrel Reactor
- Wafers immersed in plasma
  - Little ion bombardment
- Generally isotropic
  - Highly “chemical” process
- Plasma Cleaning/ Resist Stripping

---

**Reactive Ion Etching (RIE)**

- Etching with reactive ions generated in an RF plasma
- RF Capacitive Diode Configuration
  - 13.56 Mhz
  - 50-200 Watts
  - 5 - 50 mtorr
  - 2-100 sccm gas flow
  - Rates ~ 100 - 1500 Å/min.
- Various gases depending on material to be etched

---

Dry Etch, page 19
(Low Pressure) **RIE at CNF**

- Plasma Therm 72
- Plasma Therm 720
- Homemade Tool

- Both F and Cl chemistries

- Low rate
- High energy bombardment

---

**High Density Plasmas**

- Various ways to increase ionization
  - MIE, ECR, ICP, etc
- More electrons ===>>
- More ions ======>
- More ion current======>
  - Lower voltage at same power
  - Lower ion bombardment energy but more ion current
  - More ionization and more reactive radicals
  - Less damage but higher etch rate
RF Plasmas in Magnetic Fields: Magnetron

- Magnetic confinement
- \( E \times B \rightarrow \) Increased electron path length before wall loss
- More ionization
- More reactive etch species
- Yields higher etch rates

MIE at NBTC

- The MIE etches four times faster than our basic RIE tools
- \( \text{CHF}_3 \)
- Predominantly oxide etching
- 3'' wafers ONLY !!!!
- 220 nm/min oxide
- An obsolete technique
**Electron Cyclotron Resonance RIE (ECR)**

- Excitation tuned to the electron’s natural rotational resonance in a magnetic field
  - 2.45 Ghz microwaves
  - 875 Gauss
- Power coupled directly into the electron motion
  - More efficient
  - Higher ionization

**ECR Etching**

- Only a very small region (a flat disk) has the appropriate resonant condition
- All power is adsorbed in small volume
- Ions stream along magnetic field lines
- Additional directionality provided by lower RF bias
**ECR at CNF**

- Plasma Quest
- 3” and 4” wafers
- Primarily Chlorine gases
- Primarily GaAs and Silicon

**Inductively Coupled Plasmas (ICP)**

- Power coupled into plasma inductively
- Separate RF substrate bias
- Ionization separated from the acceleration

- High Density Plasma
  - KiloWatts
**ICP at CNF**

- Plasma Therm SLR 770
  - 3 systems/2 processes
    - Chlorine etching of Silicon
    - Deep RIE (Bosch™) (two)
  - Shallow and deep silicon structures
  - 3” and 4” whole Si wafers

---

**Etch Processes and Their Characteristics**

---

Dry Etch, page 24
Lots of Process Parameters

- Type of instrument/plasma
- Gas mixture
- Gas flow rates
- Pressure
- Power
- Temperature

- Fixed recipes will get you close, but………

Quantitative Etch Characteristics

- Etch Rate
- Selectivity to mask
  - $= \frac{\text{Etch rate of mask}}{\text{Etch rate of material}}$
  - Best if $> 1$
- Selectivity to substrate
  - $= \frac{\text{Etch rate of substrate}}{\text{Etch rate of material}}$
  - Important if you want to “stop” on the substrate
- Uniformity across the wafer
Qualitative Etch Characteristics

- Sidewall and base quality
  - Residue
  - Roughness
- Notching of mask/Undercut
- Directionality/Anisotropy

Commonly Etched Materials

- Many different materials are dry etched using plasmas
- Many Gases
  - CF$_4$
  - CHF$_3$
  - SF$_6$
  - Cl$_2$
  - BCl$_3$
  - Oxygen
  - Hydrogen
- Materials commonly etched at CNF
  - Si
  - SiO$_2$
  - Poly Si
  - Si$_3$N$_4$
  - Al
  - W
  - TiW
  - GaAs
  - SiC
  - Resist
Common Masks

- Plasma Mask
- CF₄ Resist, metals
- SF₆ Oxide, nitride, Al, resist
- Cl₂ Oxide, nitride, resist (poor)
- O₂ Inorganic materials

Choices of Gases: Effects on the Etch Process

- Etchant Gases
  - Provide primary etch species
  - Make a volatile compound
- Additive Gases
  - Modify selectivity
  - Modify directionality
  - Promote/remove passivation
  - Increase/reduce etch species concentration
  - Promote plasma stability
Etch Gases

- Generally halogen containing gas
  - CF₄, CHF₃, SF₆, Cl₂

- Other etch gases we do not use
  - NF₃, Br₂, HBr, XeF₂

Halocarbon Naming

- Most halocarbons go by their Dupont trade name
- Freon₄₂, Freon₄₃, Freon₅₃, Freon₅₄ (Dupont)
  - Halocarbon 14, etc. (other brands)
- Right Digit = Number of F atoms
- Next Digit = One more than the number of H atoms
- 3d digit if used = One less than number of C atoms
- All other atoms are Cl unless otherwise noted
  - Freon 14 = CF₄
  - Freon 23 = CHF₃
  - Freon 12 = CCl₂F₂
**Etchant Gases**

<table>
<thead>
<tr>
<th>Etchant</th>
<th>Material Etched</th>
</tr>
</thead>
<tbody>
<tr>
<td>BCl₃</td>
<td>Al₂O₃, GaAs</td>
</tr>
<tr>
<td>CₓHᵧFₚ</td>
<td>SiO₂, Si₃N₄</td>
</tr>
<tr>
<td>SF₆</td>
<td>Si, Poly Si</td>
</tr>
<tr>
<td>Cl₂</td>
<td>Si, Poly Si, SiC, Al, GaAs</td>
</tr>
<tr>
<td>O₂</td>
<td>Organic material</td>
</tr>
</tbody>
</table>

**Additive Gases**

- Oxide Removal  
  - BCl₃, SiCl₄  
    - Surface native oxide

- Passivators  
  - O₂, CₓHᵧFₚ  
    - Protect sidewalls

- Inert Gases  
  - Ar  
    - Plasma Stability
    - Ion Bombardment

- Plasma Inhibitors  
  - O₂, BCl₃, CₓHᵧFₚ, H₂  
    - Chemically modify plasma species
Inhibiting a CF$_4$ etch

- Adjusting C,H,O balance by adding small amounts of H$_2$ and O$_2$

- Add H
  - Reduces free F
  - Polymer formation increases

- Add O
  - Ties up CF$_3$ radicals
  - Reduces free F
  - Polymer formation decreases

- Important for control of passivations and directionality

Typical RIE Processes at CNF
Resist Stripping with the PT 72

- Low pressure RIE in Oxygen
- \( \text{O}_2 \) plasmas break down organic materials
  - Typical pressure
  - Typical flow
- Resist etch rates are about 0.1 \( \mu \text{m/min} \)
- The addition of a small percentage of \( \text{CF}_4 \) to the plasma for the first two minutes of the etch can help remove a burned polymer layer produced in fluorine based plasmas

Resist Stripping with the Branson

- P2000 Plasma Asher
  - Plasma etching tool
- Oxygen
- 0.1 \( \mu \text{m/min} \)
- 1000 Watts
- Resist strip and descum
- Not after halogen plasma
**SiO₂ Etch**

- CF₄ and CHF₃ plasmas are best suited for oxide etching
- The addition of H₂ to CF₄ plasmas reduces the number of fluorine radicals in the chamber
  - Increases passivation
  - Increases selectivity to silicon
- Etch rates in the MIE are greater than 200 nm/min
- Etch rates in our RIE systems vary from 30 to 60 nm/min

---

**Cl₂ Etching Process for Si - Anisotropic**

- Cl₂ etches silicon
- Cl₂ doesn’t etch silicon dioxide
  - Oxide makes a good mask
- Must remove surface oxide
- Multistep process
  - Step 1: Dehydrogenate w/H₂ at low power
  - Step 2: Native oxide etch with BCl₃
  - Step 3: Etch with Cl₂ using BCl₃, H₂ additives
- Rates as high as 0.35 µm/min
**Isotropic Si Etching w/SF$_6$**

- SF$_6$ with very little O$_2$ or Ar for stability
- ICP 770
  - 0.2 µm/min
- PT 72
  - 0.1 µm/min

**Bosch Etching - Deep RIE**

- Isotropic fluorine etch driven into anisotropy by a cyclic process deposition/etch process
- Etch rates from 1.6 to 2 µm/min
- Vertical
- Shaped profiles possible
**Bosch Process, Continued**

- Aspect ratios as high as 40:1 can be achieved with some process development
- 50 µm diameter via holes through 3” wafers can be etched in nearly 4 hrs
- Silicon only

---

**Al Reactive Ion Etching**

- PT 720
- Cl₂ etch process
- BCl₃ for oxide removal
- H₂ assists in sidewall passivation for directionality
- Resist mask typically used
- Significant lateral etching when you hit the silicon substrate
Artifacts and Effects

Pressure/Energy Considerations

- General rules to follow
  - Increasing Pressure:
    - Reduces sputtering, and promotes isotropy
  - Decreasing Power:
    - Reduces sputtering, increases isotropy
  - Decreasing Power:
    - Also reduces etch rate
Temperature Control

- Lots of power into wafer
- “Wafer temperature” is important
  - Chemical reaction
- Wafer temperature is generally unknown and difficult to control or measure
- Extremely poor heat conductivity TO THE WAFER in vacuum
- Small problem with low powers (100 W)
- BIG PROBLEM with high powers (1000 W)

Heat Transfer in Vacuum

- What happens to energy put into wafer?
- Poor heat transfer out of wafer in vacuum
- Few point contacts
- Applies to all vacuum processes
- Easy to get 100°C temperature difference even if you are actively cooling the electrode ! ! ! !
- Easily melt resist
**Backside He Heat Transfer**

- Bleed small amount of inert gas (He) into cavity behind wafer \((1 \times 10^{-10} \text{ torr})\).
- Molecular heat transfer medium
  - \((\text{mfp} > \text{wafer gap})\)
- Many, many bounces each carrying small amount of energy
- Wafer clamp
- Used on all high power etch and deposition systems

---

**“Loading” -- Various Kinds**

- Process variation due to variations in amount of material
  - Chemical supply effects
- Many wafers may not etch the same as one wafer
- Inside of the wafer may not etch the same as the outside
- Small features may not etch the same rate as big features
- Etch rate not constant as you go VERY deep
- Dense patterns not same as sparse patterns

- Diffusion of reactants and reaction products
- Consumption of reactants
  - A classical chemical engineering problem
**Loading Examples**

![Images of loading examples](image)

---

**“Grass”**

- “Black Silicon”
- Wafer looks black to the eye
- Very rough “spikes” in etched area in SEM picture
- Micromasking by sputtered, non-etching contamination
  - Mask
  - Electrode or chamber
- Either a process problem or a system malfunction
  - Excessive ion bombardment of non-etchable stuff
- Ugly -- VERY BAD

---

Dry Etch, page 38
**Grass - Micromasking**

Rather than because

You get

Micromask may come from sample or from chamber walls

---

**Residue**

- Polymer residue from etch gases
- Polymeric residue from resists
- Redeposited etch materials
- Mixture of all

- Very difficult to remove in standard solvents
- Some very aggressive solvent mixtures available
**Undercut**

- Excessive lateral etching
- Loss of dimensional control

**Base Notching / Sidewall Taper / Faceting**

- A signature of excessive ion bombardment
  - Too much bias voltage
  - Not enough “chemistry”
**Resist Wear Out**

- Edges
- Plane

**Summary**

- “Plasma Etching” (broad sense) is one of the most heavily used techniques in CNF
- At least 11 tools available
- Many variables and parameters effect results
- Processes transfer poorly from one tool to the next
- What is best for someone else may not be best for you

- There is SCIENCE involved
  - Try to understand the recipes and the results
Practical Thin Film Technology
The Flatland of Thin Films
Puttin’ ‘em on and Takin’ ‘em off

Sputtering
by
Jerry Drumheller

Presented by the CNF Technical Staff for the education of CNF Users, Potential Users, and Industrial Sponsors

CVC Sputtering System at CNF

Sputtering, page 1
**Thin Film Deposition by Sputtering**

**What is Sputtering?**

- Ejection of atoms from a solid surface by energetic atomic particles
- An ion impact (fast atom) phenomena
- Primarily a momentum transfer process

**It is Universal to all Ion Impacts:**

- Used to remove material in a controlled fashion
  - Ion milling
  - Depth profiling
- Undesirable effect in ion implantation
- Usually used to transport material from one surface to another
- Thin film deposition

---

**Ion Impact Phenomena**

- Sputtering is a momentum transfer process
- Energy is transferred to many surface/bulk atoms
  - (Not simple 1 on 1 billiard ball collisions)
- Atoms ejected with energies of < 10 eV
- Mixing
- Threshold for sputtering -- tens of eV
- Clusters
- Yield ( > 0.5 to 5 atoms per ion)
  - Function of angle, energy, mass of ions and target atoms

---
Ion Impact

Sputter Deposition

Caution:

- More often than not, the term sputtering is used to refer to sputter deposition!

- Ion impact is used to transfer material from:
  - Source (target) (the pure material), to Substrate (sample)
**Target & Sample**

![Diagram of a cathode and substrate with Ar ions.

**Why?**

- **Non-Thermal;**
  - Ability to do other materials

- **Extended Source;**
  - Step coverage, Large areas

- **Alloys;**
  - What you have is what you get

- **Compounds;**
  - Reactive sputtering

---

Sputtering, page 4
**Where is Sputtering (Sputter Deposition) Used?**

- Architectural glass
- Barrier layers
- Car bumpers
- Decorative Coatings
- Electronics
- Optics
- Plastics
- Protective Coatings
- Wear Coatings

**Ways To Do Sputter Deposition**

- Ions from an Ion Beam (directed at Target):
  - More versatile, research

- Ions from a Plasma:
  - More common and practical
Glow Discharge Sputtering

First of all: What is a Plasma?

- An ionized gas
  - In our case, it is a low pressure gas with both positive and negative charges as well as energetic neutrals
- Plasmas generated by DC and/or RF glow discharges are widely used in thin film processing as a source of ions
- RF, Low Frequency (audio range), and Microwave
- Usually parallel plate capacitor, but other configurations are used, such as cylindrical
- Vacuum, low pressure controlled atmosphere used
**DC Glow Discharge**

- High voltage DC across a low pressure gas
- Ionization
- Electrons accelerated
- Cause more ionization, etc
- These plasma characteristics also apply to Plasma Etching

**Abnormal Glow**

- Negatively biased cathode
- Sheath potential
- Ion bombardment
- Plasma glow
- Field-free region
- Sheaths, dark fields
### DC Diode

Anode = Chamber Walls  
Cathode = Target  

Dark Space

(Not Usually)

### Operating Characteristics:

- Pressure: 20 - 50 mtorr  
- V: 2000 - 3000 volts  
- I: Hundreds of milliamps (up to 1 amp)  
- Power: Kilowatts  

- A HOT process -- lots of sample bombardment  
- Sample and Target must be conductors  
- Not widely used anymore

- **AC DISCHARGE**  
  - As we go to low frequency AC, ions and electrons follow the field and it acts like a varying DC discharge
**However:**

- At > 50 kHz ions can’t keep up
- Electrons gain energy from the RF field and cause more ionization
- Plasma is easier to maintain
- Less bombardment of substrates
- Electrodes do not have to be conductors

---

**RF Glow Discharge**

- Typically 13.56 MHz
- Reasonably common
- Average field is similar to DC discharge
**RF Plasma**

- What kind of load is a plasma?
- Partially Resistive: conduction through sheaths
- Partially Capacitive

![Diagram of RF Plasma](image)

**How?**

How do we deliver power to such a load?

Matching Network.
**RF Matching Network**

- A device set up as a variable series/parallel load used to match the impedance of the generator to the impedance of the load
- Maximize Transmitted (applied) power
- Minimize Reflected power
- Keep the power supply happy
- Generator has $Z_{\text{out}} = 50\,\Omega$ resistive
- Plasma has $Z_{\text{out}} \neq 50\,\Omega$ resistive and capacitive
- We must make the generator see net 50 ohms impedance

**RF Generator**

Manually tune for minimum reflected power

or

Auto tune, using feedback and detected phase shifts
All That Was Plasmas In General

- How do we use plasmas to do glow discharge sputtering?
- DC Diode or RF Diode
Magnetron Glow Discharge

- Third type of plasma
- We need faster deposition (more throughput) \( \text{So,} \)
- We want DENSER plasma, more ion bombardment
  - We can't arbitrarily increase pressure
  - We need to get more ionization per electron
- Confine the electrons (Plasma) magnetically
- Result:
  - More ionization; electrons spiral, longer path
  - Lower impedance plasma, more current, less voltage
  - Electrons are trapped, away from the anode surfaces
- Usually very non-uniform sputtering due to magnetic field
- We have to find ways to correct or compensate for this

Planar Target Assembly

- Usually seals in to become part of vacuum wall
- Water cooled backing plate
- Non-uniform deposition with magnetron--substrate motion and shields used to improve uniformity
**Disk Cathode Bar Magnet Arrangements**

Disk cathode bar magnet arrangements; (a) radial magnets (b) central rod magnet

**Planar Magnetron Sputtering**

- DC Planar Magnetron
- RF Planar Magnetron
  - Circular or Rectangular
**Used Target**

![Sputtering Target Diagram](image)

**Shields to Correct for Coating Non-Uniformity**

- Shield used to give uniform coating thickness
- Located as close as possible to substrates
- Sputter Target
- “Racetrack” = Ring of greatest sputter removal rate

---

Sputtering, page 15
Sputter Shield

Planar Target Assembly

Sputtering, page 16
Three Targets & Ion Beam

Sputtering Targets

- Target Bonding:
  - Epoxy bonding
  - Metallic Bonding
  - Targets:
    - 99% to 99.99999% Purity
    - Vacuum cast
    - Pressed powder
- Our system has 8 inch diameter, 1/4 inch thick disks
- Cost:
  - Backing Plate -- $3000
  - Bonding -- $400
  - Target -- $500 - $2500 (These are not precious metals)
    - $4000 - $6000 for each new material
A Typical Sputtering System

Rotating Substrate Carrier

Sputtering, page 18
**Sputter Deposition Processing**

Some Terms:
- **Presputtering:** Plasma is used to sputter clean the target surface before coating, by running the plasma with the shutter closed
  
  When is it clean?? Watch the voltage!

- **Backsputtering:** Use applied bias to generate a plasma between the sample and other shields, thus attracting ions to the samples to “sputter clean” them before deposition (Can cause redistribution of dirt)

- **Ion Beam Cleaning:** Using a dedicated internal ion beam source for in-situ substrate cleaning

- **Bias Sputtering:** Sputtering with negative substrate bias applied
  
  Can modify film structure and composition

---

**Substrate Bias**

- We can apply a negative voltage to the substrate
  - RF or DC
  - Direct or capacitively coupled

- Positive bias will increase the anode sheath voltage
  - Usually avoided
Bias Sputtering

- Use negative substrate bias during sputtering
  - Enhanced ion bombardment of samples
- Why??
- Direct energy to substrate to:
  - Modify film growth
  - Change crystal structure, grain structure
  - Sputter off loose impurities, improve film properties
  - Resputter to alter composition, step coverage, etc
  - Modify stress
- Also:
  - Heats substrates
  - Damage
  - Stress

No Substrate Bias

Plasma Potential

0 V

Vf

Floating Substrate Potential
(slightly negative)
Positive Bias on the Substrates

Increased Plasma Potential

Positive bias on substrate

- Causes excessive substrate heating from electron bombardment

- Usually undesirable bombardment of chamber walls, causing a lot of outgasing

Ion Beam for Substrate Cleaning or Film Modification

- Sputter off the top atom layers of the substrates

- Can harden films or change composition
Process Sequence

Typical Deposition Sequence:

- Vent Chamber
- Load substrates, and evacuate to required base pressure
- Set up Argon flow and pressure
- Back sputter, or ion beam clean substrates
- Turn on sputter power supply
- Pre-sputter to clean target
- Open shutter
- Deposit on sample for given time
- Shut off power or close shutter
- Vent, remove substrates
- Evacuate chamber

Reactive Sputtering

- What if we want to make an oxide or nitride?
- Sputtering a compound target may not give you what you want!
- We can sputter in reactive gas
- e.g.
  - Ti + (Ar, N₂) → TiNₓ
  - Si + (Ar, O₂) → SiOₓ
  - SiO₂ + (Ar, O₂) → SiO₃ₓ
- Problem: Compound control
- Question: Is the compound synthesized at the target or at the substrate?
- Answer: Both or either! (Depends primarily on the gas partial pressures used. This determines sputter rate vs. reaction rate.)
**Reactive Sputtering**

**Case 1: (Slow Deposition)**

Reacted Layer
Case 2: (Faster Deposition)

![Diagram of sputtering process with Ti and TiN sublayer]

Sputtering, page 24
At steady state, material released from the target surface has to equal the composition of the target.

For many alloys and compounds, the deposited film will also equal the target composition.

Qualifications:
- No diffusion in target
- Anisotropic

This makes it relatively easy to sputter alloys and get the desired composition.

(Unlike evaporation)
**Heat Load**

- Only 1% of applied power goes into sputtered atoms
- 75% goes into target heating
- 24% goes into substrate heating, electrons, ions, neutrals
- Substrates are basically thermally isolated in most cases
- Rate of heat rise; can be significant, especially in longer depositions

**Stress**

- Thin films can be highly stressed (All modes of deposition)
- Film may want to contract or expand with respect to the substrate

![Diagram of stress types](image)
Effects of Stress

- "Soft" materials will deform to accommodate stress (hillocks)
- NOT an insignificant effect
- Can bend (bow) a 3" wafer 50 µm in the middle
- Can cause peeling, cracking, etc
- Defects, also electrical

Sources of Stress

- Two primary sources:
  - Thermal
    - α Thermal expansion
    - α substrate ≠ α film
    - T_{dep} ≠ T_{room}
  - Intrinsic:
    - Due to non-equilibrium structure
    - Not grown at equilibrium
    - Bonds are not relaxed, etc
    - *Greatest source of stress in sputtered films*
- Evaporated Films:
  - Stress not very significant, usually
  - Most are slightly tensile
- CVD: Some thermal stress
- Sputtering:
  - Lots of stress, tensile or compressive, mostly intrinsic
**How to Measure Stress**

![Diagram of a position detector and a wafer scan with a laser]

**Controlling Stress**

- Energetic particle bombardment induces….
- **Compressive stress**
- Pressure effect:
  - Bombardment by fast neutrals
  - Atomic peening
    - Non-equilibrium atomic spacing
- As p increases, less neutral bombardment, more tensile film
- As p decreases, more neutral bombardment, more compressive film
- Can be very pressure sensitive, ± 1 mtorr
Films may have up to 10% incorporated gas

Substrate bias:
- Gas content increases with increasing bias
  - More bombardment
  - Implantation of ions

Target - voltage / power:
- Gas content increases with target voltage, implantation of neutrals

Substrate temperature:
- Gas content decreases with increasing substrate temperature

Pressure:
- Gas content increases with decreasing pressure
  - (Lower pressure, more ion / neutral bombardment)
**Step Coverage**

- Unbroken, uniform coverage over non planar substrates
- In sputtering we have:
  - Large area source
  - Randomized arrival directions (high P)
- Step coverage is (can be) better in sputtering than in evaporation
- This can be desirable, or undesirable, depending on what you want to do

---

**Step Coverage Diagram**

- Sputtering
- Evaporation
**Grain Structure**

- Film growth (particularly in sputtering) is a non-equilibrium process
- Grain size / type is determined by mobility of nucleating atoms on surface
- Mobility is a function of:
  - Substrate temperature
  - Diffusion (related to melting temperature, roughly)
  - Extra energy inserted by ion / neutral bombardment
  - Substrate - adsorbate bonding

---

**The 'Famous' Diagram (After Thornton)**

- Oriented Grains, Platelet or Whisker
- Normal Grains, Like Bulk Materials
- Fibrous, Columnar, Low Density
- Little Energetic Bombardment, Lower Mobility
- Energetic Neutral, and Ion Bombardment, Greater Mobility
- Little Surface Diffusion
- Lots of Surface, and Bulk Diffusion

---

**Sputtering, page 31**
**Some Characteristics of Sputtered Deposition**

- No spitting from source as in evaporation (can have arcing)
- Process is similar for most materials
- Can sputter high melting point materials easily
- Large area targets:
  - Easier to get uniformity over large areas, high volume production
- Can sputter alloys / compounds without undue fractionation
- In situ cleaning with ions
- Step coverage
- May or may not have less heat load
- Differences in grain structure, adhesion, impurities
- Lift off usually difficult to impossible due to:
  - Heating resist, sidewall coverage

**Evaporation**

- Sputtering is much more widely used in production than evaporation
- Evaporation is sometimes easier and preferable in a lab

However...
- Different, but not necessarily better
Commonly Sputtered Materials

- Al and Al alloys for IC metallizations:
  - Al + 4% Cu
  - Al + 1% Si
  - Al + 4% Cu + 1% Si
- TiW Barrier layer 10% Ti (atomic) 90% tungsten
- We have:
  - Al, Al alloys, Co, Cr, Cu, MgO, MoSi₂, Nb, Si, SiO₂, Ta, Ti, TiW, W
- Conductors:
  - Magnetic materials
  - Compact disks
  - Optical materials

Summary

Sputtering, page 33
Chemical Mechanical Polishing (CMP)

by

Dan Woodie

Presented by the

CNF Technical Staff

for the education of CNF Users,
Potential Users, and Industrial Sponsors

Chemical Mechanical Polishing

- Developed by IBM in the late '80s
- Originally called Chemical Mechanical Planarization (CMP)
- Utilized to planarize (flatten) step heights in IC wafers
- Currently, CMP is a high growth area in the IC industry utilized for all advanced (0.35 µm and below) devices
- Innovative idea when first applied by IBM
  - Spend billions on equipment to keep wafers clean and particle free
  - Make sure all processing equipment does not touch ‘pristine’ surface of wafer
  - Put wafer in polishing tool and rub abrasive across the surface
**Why Planarize?**

- Step heights are created when patterning wafers with thin films
- Can affect further processing steps

**How Else to Planarize?**

- Several other techniques have been developed
  - Borophosphosilicate glass (BPSG) Reflow
  - Spin on Glass (SOG)
  - Resist Etchback
**Problems with Planarizing**

- Other planarization techniques only partially remove step heights
- Local planarization instead of global planarization
- Limited ICs to 3-4 wiring levels

**CMP – A New Approach**

- Deposit film thicker than needed
- Polish film down until step heights are removed
- Process achieves global planarization… for the most part
- Allows for up to 9+ wiring levels in ICs
**Strasbaugh 6EC – Lab Polisher**

- Polishing table covered with polishing pad / slurry
- Carrier holds wafer against pad while turning
- Conditioning Arm – maintains removal rate
- Can process 3, 4, & 6 inch whole wafers only

**Damascene CMP - CMP’s Other Trick**

- Connects wiring levels in ICs
- Can be used for other materials as well
**Dual Damascene— An Even Fancier Trick**

- Developed in the effort to make things cheaper / faster
- Utilized for all Cu wiring in advanced devices (i.e. Pentium 4, PowerPC)

---

**CMP Consumables**

- Polishing Pads
  - Material designed for the purpose of the polishing
    - Hard for planarization / damascene polishing
    - Soft for reducing surface roughness
  - Needs to be compatible with the slurry being used
  - Hard pads need conditioning to maintain etch rates

- Slurries
  - Chemical / Mechanical action determined by slurry
  - Designed by slurry vendors for materials specific to IC industries
    - Oxide / Nitride
    - Polysilicon
    - Tungsten
    - Copper
**CMP Processing issues**

- During planarization, removal rate is pattern dependant
- Damascene process has pattern issues as well
  - Erosion
  - Dishing
  - Pattern recess

**CMP Defects**

- Scratches
  - Big scratches caused by large agglomerated slurry clumps, loose diamond, and other large particles – should be preventable
  - Small ‘micro’ scratches caused by smaller slurry agglomerations – must develop process to be insensitive to microscratches

- Slurry particles on wafer
  - Important to adequately clean wafer after polishing
  - PVA brushes used in modern equipment
  - Dilute ammonium hydroxide used to get zeta potential ‘on your side’
  - Dilute HF can be used to etch particles off wafer
CMP Overview

- CMP opens up new possibilities in nanofabrication
- Now being used in many other industries
  - Optoelectronics
  - MEMS
  - Hard disk drive heads
- Unique among etch techniques in that it is spatially selective
- Is not designed to do everything
- Adds its own challenges to a process flow
NanoCourses 2004, Section 3

Practical Thin Film Technology

The Flatland of Thin Films
Puttin’ ‘em on and Takin’ ‘em off

Bonding, Embossing and Soft Lithography Techniques
by
Mandy Esch

Presented by the CNF Technical Staff
for the education of CNF Users,
Potential Users, and Industrial Sponsors

Bonding

Bonding = Permanent or non-permanent coupling of materials

Methods:

- Anodic bonding
- Direct bonding
- Bonding with intermediate layers
**Anodic Bonding - Substrates**

- Glass
- Si
- Glass
- Si
- Glass
- Si
- Glass

**Anodic Bonding**

- Voltage: 500-1200 V
- Temperature: 350-500°C
**Anodic Bonding**

- Contain sodium ions
- Have a thermal expansion coefficient close to that of silicon

Bio-MEMs
- microfluidics
- pressure sensors
- solar cells
- piezoresistive applications
- packaging

**But:** Because of the presence of charged mobile ions and the high voltages necessary, this technique cannot be used for semiconductor devices.
Pre-bonding

Inspection with transmission infrared microscopy, X-ray topography or ultrasonic methods

Annealing

Heat Heat Heat
**Surface Properties**

Si-O-Si bonds form due to short range intermolecular forces

Surface roughness should be no higher than 5 Å

Contamination or entrapped gases will diminish the quality of the bond!

*picture source: http://www.sonoscan.com/systems/C-SAM%20AW-2000.htm*

---

**Surface Preparation**

- **RCA clean** - SiOH groups

1) **RCA1**:  
\[ \text{NH}_4\text{OH (29\%)} : \text{H}_2\text{O}_2 (30\%) : \text{H}_2\text{O} \]  
\[ 1 : 1 : 5 \]  
for 5 min at 70°C

2) **RCA2**:  
\[ \text{HCl (37\%)} : \text{H}_2\text{O}_2 (30\%) : \text{H}_2\text{O} \]  
\[ 1 : 1 : 6 \]  
for 5 min at 70°C

3) **RCA1**

- **HF dip** - SiH groups

---

Bonding & Embossing, page 5
Intermediate Layer Bonding

- Used to bond materials that cannot be bonded with anodic or direct bonding: for example gallium arsenide
- Non permanent bonding of a substrate to a handle wafer

Intermediate Layer Bonding

- Metals (eutectic bonding)
- Glass (glass-frit bonding)
- Glues
- PECVD oxide
- Photoresist
- PMMA
- Acrylic
- Waxes

To bond the wafers Force and Heat are necessary.

This type of bonding can be non-permanent!
**Hot Embossing**

- Microstructuring of thermoplastic polymers (bulk material or thin film)
- High-precision molding of microfluidic components with a large aspect ratio and micro-optical components is possible

---

**Hot Embossing**

A) Microfluidics

- Template
- Plastic

B) Nano-Imprint Lithography

- Plastic
- Si

Several levels and back side alignment are possible.
To avoid thermal stress between substrate and template, $\Delta T$ should be as small as possible.

### Materials for Embossing

- **Substrates**
  - Thermoplastic bulk polymers such as polycarbonate, PETG, Acrylic
  - Thin films such as PMMA, SU-8

- **Molds**
  - Silicon processing
  - CNC machining (limit 50 µm)
  - LIGA (Ni)
  - DEEMO
Advantages

- Low-cost substrate material
- Easy way of microstructuring
- A complex micromachining step is only necessary once
- Rapid prototyping and production possible

Stamp Geometries

- The stamp geometry defines the flow pattern the material undergoes.
**Stamp Geometries**

- Narrow groves are easier to fill than big squares
- Angled sidewalls facilitate better de-embossing
- Antiadhesive layers such as fluorinated Teflon-like polymer films or self assembled monolayers of organic molecules improve phenomena observed during de-molding.

**Microfluidic Channels**

- Kameoka et al., Anal. Chem., 73, p. 1935
**Example: Nano-Imprinting**

- Stephen Chou et al., Science 272, p. 85

![SEM micrograph of a perspective view of strips formed by compression molding into a PMMA film. The strips, 70 nm wide and 200 nm tall, have a high aspect ratio, a surface roughness of <3 nm, and nearly perfect 90° corners.](image)

**Soft Lithography**

- Collective name for techniques based on self-assembly and molding
- Rapid inexpensive way of forming patterns
  - Micro-contact printing
  - Microfluidic printing
  - “Dip Pen”
  - Replica molding

For overview articles on soft lithography look for publications by G. M. Whitesides, Harvard University
Microcontact Printing

1) Si

2) PDMS

3) Biomolecules

4)

Microfluidic Printing

Silicon template

PDMS was cured on the silicon

PDMS placed on a glass slide

gold
"Dip-Pen" Technology

- Piner et al., Science 283 (5402), 661

- 30 nm lines of alkanethiols

Replica Molding

- The elastomeric mold simplifies the separation between replica and mold

1) Si
2) PDMS
3) Polyurethane
Applications of Soft Lithography

- Biology and Biochemistry:
  1) Biochemical Assays
  2) Capillary electrophoresis
  3) Patterned Cell Culture

- Patterning of Semiconductor Materials
  1) Patterning of non-planar (curved) surfaces
  2) Transistor fabrication
  3) Selective deposition (CVD) of thin films
  4) Patterning with organic molecules (SAMs)

Immobilization of Nucleic Acids

- Steel et al., Biophysical Journal, 79, 975-981

But: DNA will stick to gold surfaces ---
Block them with mercaptohexane!
Pattern of Biomolecules

- Nucleic Acids
- Antibodies
- Organic Monolayers
- Enzymes

- Covalent attachment
- Adsorption
- Encapsulation in gels

- Functionality
- Accessibility
Many of the etching processes for thin film removal and pattern transfer involve liquid chemicals

20-25 years ago, etching processes for microelectronics were almost exclusively performed by wet chemistry

The need for high resolution pattern transfer spurred the development of "dry etching" processes

Today, plasma based etching is the norm in the microelectronics industry

However wet etching is still an integral part of microfabrication as it provides certain advantages over plasma processes
**Disadvantages**

- The major disadvantage of wet etching is poor resolution
- Wet etch processes are typically "isotropic," i.e., the lateral etch rate is the same as the vertical etch rate
- For "large" features this may be acceptable

---

**Wet Etching**

Before etch:

![Before etch diagram]

After etch:

![After etch diagram]
**Linewidth**

- However, if the linewidth is on the order of the film thickness, problems can occur

![Diagram showing before and after etch](image)

**Advantages of Wet Etching:**

1) Inexpensive:
   - Chemicals cost on the order of $8 per gallon
   - An etch sink and HEPA costs $20,000
   - Plasma type etchers cost on the order of 0.1 to 0.3 million dollars and have higher operating costs

2) Batch processing results in high throughput

3) Etch rates are determined by chemistry alone
   - Etch rates for films are thus constant, provided the phase variables (temperature and concentration) are controlled
   - This results in very uniform etching (with proper agitation)

4) Because etch rates depend on chemistry alone, very high selectivities are possible
   - This is perhaps the most attractive feature of wet etching
   - 6:1 buffered HF etches SiO\textsubscript{2} at 110 nm/min
   - Silicon is not etched
   - Phosphoric acid at 160°C etches Si\textsubscript{3}N\textsubscript{4} at 10 nm/min
   - SiO\textsubscript{2} etches at < 5 Å/minute
**Release Application**

**Etching of Silicon with Potassium Hydroxide**

- KOH etches the <100> and <110> crystal planes faster than the <111> planes with a high degree of selectivity.
- Generally the selectivity of <100> : <110> : <111> is about 300:600:1.
- The KOH silicon etch has a high selectivity to SiO₂ and a near infinite selectivity to LPCVD Si₃N₄.
- Typical KOH concentrations are around 30-40 % by weight.
  - This gives 100 etch rates at about 1-2 µm/min.
- Lowering the concentration gives slightly better etch rates but with decreased selectivity.
  - Higher concentrations give the best selectivity between plane orientations.
Silicon Crystal Lattice

<100> Si Wafer

90°
<100> Si Wafer, Continued

Wet Etch, page 6
Common Chemical Concentrations

<table>
<thead>
<tr>
<th>Acids</th>
<th>wt %</th>
</tr>
</thead>
<tbody>
<tr>
<td>Acetic acid CH₃CO₂H</td>
<td>99.7 (minimum)</td>
</tr>
<tr>
<td>Hydrochloric acid HCl</td>
<td>36.5-38.0</td>
</tr>
<tr>
<td>Nitric acid HNO₃</td>
<td>69.0-71.0</td>
</tr>
<tr>
<td>Perchloric acid HClO₄</td>
<td>69.0-72.0</td>
</tr>
<tr>
<td>Phosphoric acid H₃PO₄</td>
<td>85.0 (minimum)</td>
</tr>
<tr>
<td>Sulfuric acid H₂SO₄</td>
<td>95.0-98.0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Alkalis</th>
<th>wt %</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ammonium hydroxide NH₄OH</td>
<td>28.0-30.0 (as NH₃)</td>
</tr>
<tr>
<td>Hydrazine monohydrate NH₂NH₂H₂O</td>
<td>99.0 (minimum)</td>
</tr>
<tr>
<td>Potassium hydroxide KOH</td>
<td>85.0 (minimum)</td>
</tr>
<tr>
<td>Sodium hydroxide NaOH</td>
<td>90.0 (minimum)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Other Chemicals</th>
<th>wt %</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ammonium fluoride sol. NH₄F</td>
<td>40-41</td>
</tr>
<tr>
<td>Hydrogen peroxide sol. H₂O₂</td>
<td>30.0-32.0</td>
</tr>
<tr>
<td>Methanol CH₃OH</td>
<td>99.8</td>
</tr>
<tr>
<td>2-Propanol (CH₃)₂CHOH</td>
<td>99.5 (typical)</td>
</tr>
<tr>
<td>Sodium peroxide Na₂O₂</td>
<td>96.0 (minimum)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mixtures*</th>
<th>Vol</th>
</tr>
</thead>
<tbody>
<tr>
<td>Aqua regia HNO₃·HCl</td>
<td>1:3</td>
</tr>
<tr>
<td>Buffered HF (BHF) HF-NH₄F</td>
<td>1x (typically 1:6)</td>
</tr>
<tr>
<td>P-etch HNO₃·HF·H₂O</td>
<td>1:3:60</td>
</tr>
</tbody>
</table>

* All mixtures in this chapter are by volume unless stated otherwise.

Common Wet Etch Processes

- **Silicon Dioxide:**
  - 6:1 ammonium fluoride: 48% hydrofluoric acid
    - Common name 6:1 Buffered Oxide Etch
    - Note: 48% HF is commonly called "Straight HF"
  - Etch rate -110 nm/min for thermal SiO₂: Faster for CVD oxide
  - Selectivity to silicon: Infinite
  - Selectivity to Si₃N₄: 100:1
  - Does not lift photoresist: If oxide stripping is to be done, i.e. no resist pattern, use straight HF and deionized water
  - 10:1 HF:H₂O etches thermal oxide at 36 nm/min

Note: All etch rates at 25°C except where noted
ALL RATES ARE APPROXIMATE!!
Wet Etch Processes, Continued

- **Aluminum:**
  - 4: Phosphoric acid
  - 4: Glacial acetic acid
  - 1: Nitric acid
  - 1: Deionized water
  - Etch Rate: 40 nm/min
  - Selectivity to Si and SiO₂: Infinite

- **Polysilicon:**
  - 150: Nitric acid
  - 75: Deionized water
  - 1: 48 % HF
  - Etch Rate: 200 nm / min
  - Selectivity to SiO₂: -10:1
  - Note: Evolves heat when mixed

Wet Etch Processes, Continued

- **Silicon Nitride.**
  - Phosphoric Acid @ 160°C
  - Etch rate: 10 nm/min
  - Selectivity to SiO₂ and Si: > 20:1

- **SEE:**
  - Ghandi, "Microfabrication" or Vossen and Kern, "Thin Film Processes" for extensive tables of wet etch solutions and properties
Safety

- The strong acids and bases pose a serious contact hazard
  - Proper handling and protective gear are essential
  - Nitrile rubber gloves and a face shield are mandatory
  - A vinyl apron is recommended

Disposal

- Wet chemical waste must be disposed of properly
  - Cornell does not perform “in house” neutralization
  - Waste bottles for each chemical mixture should be created
  - Do not have “common” Acid or Base waste containers

Wet Etch, page 10
High Temperature Processing

Outline

- Annealing
- Thermal Oxidation of Silicon
- Thermally Activated Chemical Vapor Deposition (CVD)
- Plasma-Enhanced Chemical Vapor Deposition (PECVD)
**Annealing**

- Heat sample between 400 and 1200°C
- Expose sample to inert or reducing ambient

**Reasons for Annealing**

- Changes microstructure of substrates or films
- Changes conductivity, stress, etch resistance, etc
- Can cause two materials to react

Metal

Poly

$\rightarrow$

Metal silicide

Poly
**Thermal Oxidation of Silicon**

- Heat Si to high temperature > 700°C
- Expose Si to oxidizing ambient O₂ or H₂O
- Si reacts with oxidant to form SiO₂

**Mechanism**

- Oxidant diffuses through oxide to Si-SiO₂ interface to react with Si

![Diagram of Thermal Oxidation of Silicon]

- Si
- Oxide
- O₂
- Silicon
**Growth of Oxide**

- From the densities and molecular weights of silicon and silicon dioxide we can calculate that:
  - For a growth of oxide of thickness = \( d \), a layer of silicon = 0.44 \( d \) is consumed
- The oxide grows *down as well as up!*
  - (This can sometimes be quite a problem)

![Diagram of growth of oxide](image)

**Oxidation Rates**

- Two rate limiting processes:
  - \textit{Chemical reaction} at oxide-Si interface
  - \textit{Diffusion} of oxidant through the oxide layer on the surface to the oxide-Si interface
- The slower of these two processes determines the oxidation rate
Chemical Reaction Limited Oxidation

- Rate is determined by chemical kinetics
- Characterized by a linear rate constant
  - Oxide thickness = \( C_1 \times (\text{oxidation time}) \)
- Linear rate relationship holds for oxidation on bare silicon or silicon with a thin surface oxide

Diffusion Limited Oxidation

- Rate is controlled by oxidant diffusion through existing oxide
- Characterized by parabolic rate constant
  - \((\text{oxidation time}) \times C_2 = (\text{oxide thickness})^2\)
- Parabolic rate relationship holds for oxidation on silicon with a substantial thickness of surface oxide
Factors Affecting Oxidation Rates for Thin Oxides

- Surface orientation
  - Atomic density
  - Number of available Si bonds
  - Steric hinderance (bond stress)

--> Orientation of surface affects surface kinetics and hence *linear rate constant*

- Impurities in silicon
  - Affect linear rate constant

Factors Affecting Oxidation Rates for Thick Oxides

- Oxidizing ambient

- Oxidant pressure
  - Diffusion of oxidant proportional to partial pressure of oxidant

- Impurities in oxide
  - Affect parabolic rate constant
Pressure and Orientation

Boron Doping

Wet Etch, page 17
Boron Doping

![Graph showing Boron Doping](image)

Typical Oxidation System

![Diagram of a typical oxidation system](image)
Dry Oxidation

- Oxidize in O₂
- Anneal in N₂ or Ar to stabilize charges at oxide-Si interface
- Oxidation rate is slow - better process control for thin oxides
- PRACTICAL THICKNESS RANGE:
  - 80 Å to 1500 Å

Wet Oxidation

- Oxidant is a mixture of H₂ and O₂ (steam)
- Fast oxidation rate (large A, B/A)
- PRACTICAL THICKNESS RANGE:
  - 500 Å to 1.2 µm
- Requires special gas injector

Wet Etch, page 19
Thermal Oxide Characteristics

- Excellent insulator
  - Picoamp leakage current

- 10 Megavolt/cm dielectric strength
  - (1000 Å oxide breaks down at 100 V)

- Thermal SiO$_2$ is non-contaminating to most other materials used in microfabrication

Types of Cleaning Processes

- Pre-oxidation clean:
  - Since oxidation temperatures are high, contaminants will diffuse into the MOS structure
  - Concentrations of some contaminants as low as 3E10 atoms/cm$^2$ can cause shifts in electrical characteristics and impair reliability
  - A cleaning process is required to remove organic and metallic contaminants prior to oxidation

- Two popular cleans:
  - 1) RCA clean
    - NH$_4$OH+H$_2$O$_2$+H$_2$O
    - HCL+H$_2$O$_2$+H$_2$O
  - 1) H$_2$SO$_4$+ H$_2$O$_2$ (liquid piranha)

- HF dip to remove native oxide
**Furnace Chlorine Sources**

- Remove alkalis and metals from furnace chambers

- HCI Gas
  - The classic Cl source
  - Can corrode plumbing, adding more contamination than it removes

- 1,1,1 trichloroethane (TCA)
  - Liquid source
  - Bubble a carrier gas (nitrogen) through liquid
  - Reacts inside tube to form HCl and CO₂
  - Chance of corrosion greatly reduced

**Oxidation Capabilities at CNF**

- Wet and dry thermal oxidation

- TCA or HCl chlorine source

- 100 Å to 1.2 µm thickness

- Restrictions:
  - Whole 3-6 inch wafers preferred
  - Must be device quality silicon
  - No metallizations prior to oxidation
  - Polymers must be removed prior to pre-furnace clean
  - Implanted areas must be capped with oxide

- Process history must be reviewed by MOS Manager
Chemical Vapor Deposition (CVD)

- Substrates are placed in a reactive ambient at a temperature and pressure designed to induce a controlled deposition of a film on a substrate

<table>
<thead>
<tr>
<th>PR</th>
<th>REACTANTS</th>
<th>METHOD</th>
<th>TEMP (°C)</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Polysilicon</td>
<td>SiH₄</td>
<td>LPCVD</td>
<td>580-650</td>
<td>May be in situ doped</td>
</tr>
<tr>
<td>Silicon Nitride</td>
<td>SiH₄ + NH₃</td>
<td>LPCVD</td>
<td>700-900</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SiCl₂H₂ + NH₃</td>
<td>LPCVD</td>
<td>650-750</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SiH₄ + NH₃</td>
<td>PECVD</td>
<td>200-350</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SiH₄ + N₂</td>
<td>PECVD</td>
<td>200-350</td>
<td></td>
</tr>
<tr>
<td>SiO₂</td>
<td>SiH₄ + O₂</td>
<td>APCVD</td>
<td>300-500</td>
<td>Poor step coverage</td>
</tr>
<tr>
<td></td>
<td>SiH₄ + O₂</td>
<td>PECVD</td>
<td>200-350</td>
<td>Good step coverage</td>
</tr>
<tr>
<td></td>
<td>SiH₄ + N₂O</td>
<td>PECVD</td>
<td>200-350</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SiOCH₃H₂ [TEOS]</td>
<td>LPCVD</td>
<td>650-750</td>
<td>Liquid source, conformal</td>
</tr>
<tr>
<td></td>
<td>SiCl₂H₂ + N₂O</td>
<td>LPCVD</td>
<td>850-900</td>
<td>Conformal</td>
</tr>
<tr>
<td>Doped SiO₂</td>
<td>SiH₄ + O₂ + PH₃</td>
<td>APCVD</td>
<td>300-500</td>
<td>PSG</td>
</tr>
<tr>
<td></td>
<td>SiH₄ + O₂ + PH₃</td>
<td>PECVD</td>
<td>300-500</td>
<td>PSG</td>
</tr>
<tr>
<td></td>
<td>SiH₄ + O₂ + PH₃ + B₂H₆</td>
<td>APCVD</td>
<td>300-500</td>
<td>BPSG, low temperature flow</td>
</tr>
<tr>
<td></td>
<td>SiH₄ + O₂ + PH₃ + B₂H₆</td>
<td>PECVD</td>
<td>300-500</td>
<td>BPSG, low temperature flow</td>
</tr>
</tbody>
</table>
**Basic Mechanisms of CVD**

1) Transport of reactant to surface  
2) Adsorption of reactant at surface  
3) Reaction at surface  
4) Desorption of product from surface  
5) Transport of product away from surface

- Energy to drive the reaction can be supplied by a variety of sources (thermal, electrons, photons)
- The SLOWEST event will determine the deposition rate

---

**Reactions**

- In reality, chemical reactions may not only take place at the surface but in the gas phase as well
- **Heterogeneous Reactions**  
  - Occur at or near the substrate surface  
  - Are much more desirable  
  - Generally produce higher quality films
- **Homogeneous Reactions**  
  - Reactions occur in the gas phase  
  - Generate clusters of depositing material  
  - Result in poor adhering and low density films  
  - Produce films with higher defects
- **Heterogeneous reactions are favored over homogeneous reactions**

---

Wet Etch, page 23
**Transport of Reactants to the Surface**

- **Mean Free Path**
  \[ \lambda = \frac{kT}{\sqrt{2\pi P\sigma^2}} \]
  - \(P\) = Pressure
  - \(\sigma\) = Diameter of molecule
  - \(k\) = Boltzman constant

- **Diffusion to Surface**
  - **Boundary Layer:**
    - A gas velocity transition region between the solid surface of the sample or chamber \(v = 0\) and the free gas stream \(v = x\)
    \[ \delta = \frac{2L}{3\sqrt{Re}} \]
  - \(d\) = Boundary layer
  - \(L\) = Length of region
  - \(Re\) = Reynolds number

**Reynolds Number**

- **Reynolds number:**
  - A dimensionless number used to represent the ratio inertial effects to viscous effects in fluid motion
  \[ Re = \frac{\rho vL}{\mu} \]
  - \(v\) = gas velocity
  - \(\mu\) = viscosity
  - \(\rho\) = fluid density
  - \(L\) = Length from edge

- Reynolds number is proportional to gas velocity and the boundary layer is inversely proportional to \(Re^{1/2}\)

- Faster gas velocity = smaller boundary layer

---

*Wet Etch, page 24*
Transport of Reactants to the Surface Depends on:
- Reactant concentration in the gas stream
- Deposition temperature
- Pressure
- Boundary layer thickness

We want to optimize process parameters to get the gas to the surface to react rather than react in the gas stream.
**Adsorption**

- Depends on substrate binding energy
- Depends on reactant vapor pressure
  - Vapor pressure ~ exp [Temp]
- Non-zero probability that a reactant will leave surface before it can react
- Depends on gas species used for deposition

**Surface Reaction**

- Surface reactions can be modeled by a thermally activated process:
  \[ R = R_0 \exp \left[ \frac{E_a}{kT} \right] \]
- The surface reaction increases with increasing temperature
- At high temperatures, the reaction rate will proceed faster that the gases can reach the sample
  - This is a *mass transport limited* process
- At low temperatures, the reaction rate is slower than the gas supply rate
  - This is a *reaction rate limited* process
**Growth Rate for CVD Films**

- Reaction rate limited processes require precise temperature control and are more tolerant to gas transport fluctuations.
- Mass transport limited processes require precise control of reactant concentration at the surface and less control over the process temperature.

**Step Coverage**

- Mass transport limited case:
  - The thickness at any point is dependent on the supply of reactants to the site.
  - Reactant surface diffusion path length ($L_s$) is a strong function of temperature and mean free path length ($\lambda$) is a function of pressure.

\[ \lambda, L_s \gg \text{step geometry} \]
\[ \lambda \gg \text{step}, L_s \ll \text{step} \]
\[ \lambda, L_s \ll \text{step} \]
**Reaction Limited Case:**

- Lower temperature pushed process to be reaction rate limited without adversely effecting gas transport

- Transport of reactants to surface is efficient -- good conformality/uniformity

- Some gas chemistries may be transport limited even at lower temperatures

---

**Types of CVD Processes**

- Atmospheric CVD (APCVD)

- Low pressure CVD (LPCVD)

- Plasma-enhanced CVD (PECVD)
**APCVD**

- Typical reactor:
  - Pressure = 760 torr

![Diagram of APCVD process](image)

**APCVD, Continued**

- Film Uniformity
  - Reaction constant is on the order of mass transfer coefficient
  - Transport effects are significant
  - Fair to poor uniformity

- Step Coverage
  - Mean free path on the order of step height
  - Poor transport over features
  - Poor step coverage
LPCVD

- Typical reactor:
  - Pressure range 0.1 to 3 torr

LPCVD, Continued

- Film Uniformity
  - Deposition rate is reaction limited
  - Mass transfer is a strong inverse function of pressure
  - Chemical reaction constant is a weak function of pressure
  - Efficient transport and surface reaction limited means good uniformity

- Step Coverage
  - Mean free path large compared to step geometry
  - Good step coverage
Problems with LPCVD

- Small gas volume results in gas depletion or loading effect
- Process optimization can be difficult, especially for production volumes
- Film deposits on chamber walls, can cause particulate problems

PECVD

- Typical reactor:
  - Pressure range 0.1 torr to 0.6 torr
  - Temperature range 100°C to 400°C
Advantages & Disadvantages

- Advantages:
  - RF plasma excites reaction
  - Temperature can be very low
  - Can deposit films on structures that cannot see high temperatures
    - Metals, GaAs, polyimide...
  - Energetic radicals tend to have high sticking coefficients and migrate well along surfaces after adsorption
  - Good uniformity/conformality
  - Higher deposition rates than LPCVD

- Disadvantages:
  - Films are not stoichiometric
  - By-products incorporated into the films
  - Gas phase reactions generate particulates

CVD Processes at CNF

- LPCVD Silicon Nitride
  - 800°C
  - SiH₂Cl₂ + NH₃

- LPCVD Silicon Oxynitride
  - 850°C
  - SiH₂Cl₂ + NH₃ + N₂O or O₂

- LPCVD Polysilicon
  - 620-650°C
  - SiH₄ +optional PH₃ or B₂H₆

- LPCVD SiO₂
  - 420°C
  - SiH₄ + O₂

- LPCVD SiO₂
  - 850°C
  - SiH₂Cl₂ + N₂O
PECVD 25-400°C

- Silicon Nitride
  - SiH₄ + NH₃
- Silicon Oxide
  - SiH₄ + N₂O
- α-silicon
  - SiH₄ + Ar
- α-carbon
  - CH₄
- SiC
  - SiH₄ + CH₄

CVD Safety

- The major hazard of CVD applications is the gases used:

<table>
<thead>
<tr>
<th>GAS</th>
<th>PROPERTIES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Silane</td>
<td>Toxic, flammable, pyrophoric</td>
</tr>
<tr>
<td>Dichlorosilane</td>
<td>Toxic, flammable, corrosive</td>
</tr>
<tr>
<td>Phosphine</td>
<td>Very toxic, flammable</td>
</tr>
<tr>
<td>Diborane</td>
<td>Very toxic, flammable</td>
</tr>
<tr>
<td>Arsine</td>
<td>Very toxic, flammable</td>
</tr>
<tr>
<td>Hydrogen chloride</td>
<td>Toxic, corrosive</td>
</tr>
<tr>
<td>Ammonia</td>
<td>Toxic, corrosive</td>
</tr>
<tr>
<td>Hydrogen</td>
<td>Nontoxic, flammable</td>
</tr>
<tr>
<td>Oxygen</td>
<td>Nontoxic, supports combustion</td>
</tr>
<tr>
<td>Nitrous Oxide</td>
<td>Nontoxic, nonflammable</td>
</tr>
<tr>
<td>Nitrogen</td>
<td>Usually inert</td>
</tr>
<tr>
<td>Argon</td>
<td>Inert</td>
</tr>
</tbody>
</table>